You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
NsNet2, as processed by our IREE backend (https://github.com/opencompl/Quidditch) currently produces 6 different kernels.
This epic documents the state of compiling each + the input IR. The order is in percentage of cycles in the LLVM backend execution.
main$async_dispatch_1_matmul_transpose_b_1x1200x400_f32 (48.71% of all cycles)
NsNet2, as processed by our IREE backend (https://github.com/opencompl/Quidditch) currently produces 6 different kernels.
This epic documents the state of compiling each + the input IR. The order is in percentage of cycles in the LLVM backend execution.
main$async_dispatch_1_matmul_transpose_b_1x1200x400_f32
(48.71% of all cycles)IR
main$async_dispatch_9_matmul_transpose_b_1x161x600_f32
(27.50% of all cycles)Needs support for:
math.exp
IR
main$async_dispatch_8_matmul_transpose_b_1x600x600_f32
(8.85% of all cycles)IR
main$async_dispatch_7_matmul_transpose_b_1x600x400_f32
(5.89% of all cycles)IR
main$async_dispatch_0_matmul_transpose_b_1x400x161_f32
(1.62% of all cycles)IR
main$async_dispatch_3_elementwise_400_f32
(1.26% of all cycles)Needs support for: Dynamic offsets in MemRef,
math.exp
andmath.tanh
IR
The text was updated successfully, but these errors were encountered: