Skip to content
View AlirezaXdehghan's full-sized avatar
🤏
that's my remaining sanity
🤏
that's my remaining sanity
  • Genoa, Italy

Block or report AlirezaXdehghan

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
AlirezaXdehghan/README.md

Ciao! I'm Alireza 👋

I'm an alumnus of the University of Padua, I know lots of unusual stuff which come in handy in absurd situations; but the PG-13 ones are my IT knowledge, OSINT and programming; the last one has been accompanied by fidgeting with ML models lately. I like wasting my time with algorithmic trading too.

My interests:

  • Algorithmic trading
  • Computer vision
  • OSINT
  • Game Dev

I am open to:

  • Nothing, I'm old

Skills:

Languages:

Java  Python  C++

ML/DL

Tensorflow  scikit-learn  NumPy  Pandas  SciPy

Database

PostgreSQL  MongoDB

Tools and Technologies

Linux  Git  Docker Unity

Connect with me:

Popular repositories Loading

  1. RedditScraper RedditScraper Public

    Simple tool to Scrape Historical Data from Reddit

    Python 3

  2. PersianTwitterCloudWord PersianTwitterCloudWord Public

    Twitter Cloud Word maker specifically changed for Persian/Arabic users!

    Python 2

  3. Simple-WTM-Table-to-Array Simple-WTM-Table-to-Array Public

    it turns the table in whattomine.com to a 2d array for further uses

    Python 1

  4. SelfOrganizingMap-Pytorch SelfOrganizingMap-Pytorch Public

    An implementation of self organizing maps (kohonen network) in python

    Jupyter Notebook 1

  5. SelfAdaptive-CoronaVirus-Testing SelfAdaptive-CoronaVirus-Testing Public

    NetLogo 1

  6. 6bitProccessor 6bitProccessor Public

    A six bit processor designed for the project of Hardware-Software Co-Design course

    VHDL 1