Code

Slightly modernize Verilog, take 2#400

Code

Open

thoughtpolice wants to merge 4 commits intoB-Lang-org:mainB-Lang-org/bsc:mainfrom thoughtpolice:aseipp/modernize-output-take-2thoughtpolice/bsc:aseipp/modernize-output-take-2Copy head branch name to clipboard

+271-456

Commits

Commits on Aug 24, 2021

• chore(comp): remove -v95 flag

  Show description for aaad4da
  thoughtpolice

  committed
  aaad4da

  Copy full SHA for aaad4da

• fix(comp): use verilog attributes for {parallel, full}_case modifiers

  Show description for 5ee910f
  thoughtpolice

  committed
  5ee910f

  Copy full SHA for 5ee910f

• fix(comp): remove use of synopsys pragmas

  Show description for dea4ebb
  thoughtpolice

  committed
  dea4ebb

  Copy full SHA for dea4ebb

• chore(verilog): remove use of synopsys translate pragmas

  Show description for 39fddce
  thoughtpolice

  committed
  39fddce

  Copy full SHA for 39fddce