These are excercises and experiments for the Terasic DE0-Nano development board, which has a Cyclone IV FPGA from Intel (Altera). The IDE is Quartus Prime Lite.
Mostly using Verilog. Maybe some VHDL.
-
Notifications
You must be signed in to change notification settings - Fork 0
CarlRaymond/DE0-Nano
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Experiments with Terasic DE0-Nano development board for Altera / Intel Cyclone IV FPGA
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published