Popular repositories Loading

1. ASIC-for-Image-Compression-using-2D-DWT ASIC-for-Image-Compression-using-2D-DWT Public

   Verilog 1

2. Brentkung-Adder Brentkung-Adder Public

   VHDL

3. MAC-Multiply-and-Accumulate-Circuit MAC-Multiply-and-Accumulate-Circuit Public

   VHDL

4. Carpinelli-s-VSCPU Carpinelli-s-VSCPU Public

   VHDL

5. RISC-6-stage-pipelined-processor RISC-6-stage-pipelined-processor Public

   Verilog

6. -Design-of-Asynchronous-FIFO -Design-of-Asynchronous-FIFO Public

   Verilog