Skip to content
View EricZhang1412's full-sized avatar
🎯
Focusing
🎯
Focusing

Block or report EricZhang1412

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
EricZhang1412/README.md

Typing SVG

👋 Hi there, feel free to call me Eric♈.

✨I am currently an senior student at SICE, UESTC, majored in IoT-Engineering.

✨I will pursue my Ph.D degree in Sep,2025 majored in computer science and technology, SCSE, UESTC.

Research Interests:

🪄I am working on brain-inspired computing and spiking neural networks. (to be more specific, model compressing and principles of machine learning based on SNNs)

My Skills:

Dynamic JSON Badge

EricZhang1412's GitHub Stats EricZhang1412's GitHub Stats

My github activity graph

Pinned Loading

  1. ASIC_for_ML-in-Hardware ASIC_for_ML-in-Hardware Public

    This repo stores original verilog-based codes for employing Fully-Connected Layer and 1-d Convolutional Layer into Xilinx Zynq 7000 SoC

    VHDL

  2. Vision-Transformer-Visualization Vision-Transformer-Visualization Public

    Visualization Attention Maps for Vanilla ViT-B-16, Spike-driven Transformer V1,V2

    Python 2

  3. Xintong-kexie/2023_NUEDC_C_Solution Xintong-kexie/2023_NUEDC_C_Solution Public

    2023年电赛C题(TI指定开发板电感电容测量装置)

    C 1 1