FOSSEE Summer Fellowship 2025: Failed IC Submissions by Annesha Dey

library/SubcircuitLibrary/AD623/NPN.lib

@@ -0,0 +1,4 @@
+.model Q2N2222  NPN( Is=14.34f Xti=3 Eg=1.11 Vaf=74.03 Bf=400 Ne=1.307 
++ Ise=14.34f Ikf=.2847 Xtb=1.5 Br=6.092 Nc=2 Isc=0 Ikr=0 Rc=1 Cjc=7.306p 
++ Mjc=.3416 Vjc=.75 Fc=.5 Cje=22.01p Mje=.377 Vje=.75 Tr=46.91n Tf=411.1p 
++ Itf=.6 Vtf=1.7 Xtf=3 Rb=10) 

library/SubcircuitLibrary/AD623/PNP.lib

@@ -0,0 +1,4 @@
+.model Q2N2907A PNP(Is=650.6E-18 Xti=3 Eg=1.11 Vaf=115.7 Bf=231.7 Ne=1.829
++		Ise=54.81f Ikf=1.079 Xtb=1.5 Br=3.563 Nc=2 Isc=0 Ikr=0 Rc=.715
++		Cjc=14.76p Mjc=.5383 Vjc=.75 Fc=.5 Cje=19.82p Mje=.3357 Vje=.75
++		Tr=111.3n Tf=603.7p Itf=.65 Vtf=5 Xtf=1.7 Rb=10)

library/SubcircuitLibrary/AD623/SC_AD623-cache.lib

@@ -0,0 +1,153 @@
+EESchema-LIBRARY Version 2.3
+#encoding utf-8
+#
+# DC
+#
+DEF DC v 0 40 Y Y 1 F N
+F0 "v" -200 100 60 H V C CNN
+F1 "DC" -200 -50 60 H V C CNN
+F2 "R1" -300 0 60 H V C CNN
+F3 "" 0 0 60 H V C CNN
+$FPLIST
+ 1_pin
+$ENDFPLIST
+DRAW
+C 0 0 150 0 1 0 N
+X + 1 0 450 300 D 50 50 1 1 w
+X - 2 0 -450 300 U 50 50 1 1 w
+ENDDRAW
+ENDDEF
+#
+# GND
+#
+DEF GND #PWR 0 0 Y Y 1 F P
+F0 "#PWR" 0 -250 50 H I C CNN
+F1 "GND" 0 -150 50 H V C CNN
+F2 "" 0 0 50 H I C CNN
+F3 "" 0 0 50 H I C CNN
+DRAW
+P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
+X GND 1 0 0 0 D 50 50 1 1 W N
+ENDDRAW
+ENDDEF
+#
+# PORT
+#
+DEF PORT U 0 40 Y Y 26 F N
+F0 "U" 50 100 30 H V C CNN
+F1 "PORT" 0 0 30 H V C CNN
+F2 "" 0 0 60 H V C CNN
+F3 "" 0 0 60 H V C CNN
+DRAW
+A 325 225 285 -1421 -1278 0 1 0 N 100 50 150 0
+A 376 -275 356 1294 1408 0 1 0 N 150 0 100 -50
+S -100 50 100 -50 0 1 0 N
+X ~ 1 250 0 100 L 30 30 1 1 B
+X ~ 2 250 0 100 L 30 30 2 1 B
+X ~ 3 250 0 100 L 30 30 3 1 B
+X ~ 4 250 0 100 L 30 30 4 1 B
+X ~ 5 250 0 100 L 30 30 5 1 B
+X ~ 6 250 0 100 L 30 30 6 1 B
+X ~ 7 250 0 100 L 30 30 7 1 B
+X ~ 8 250 0 100 L 30 30 8 1 B
+X ~ 9 250 0 100 L 30 30 9 1 B
+X ~ 10 250 0 100 L 30 30 10 1 B
+X ~ 11 250 0 100 L 30 30 11 1 B
+X ~ 12 250 0 100 L 30 30 12 1 B
+X ~ 13 250 0 100 L 30 30 13 1 B
+X ~ 14 250 0 100 L 30 30 14 1 B
+X ~ 15 250 0 100 L 30 30 15 1 B
+X ~ 16 250 0 100 L 30 30 16 1 B
+X ~ 17 250 0 100 L 30 30 17 1 B
+X ~ 18 250 0 100 L 30 30 18 1 B
+X ~ 19 250 0 100 L 30 30 19 1 B
+X ~ 20 250 0 100 L 30 30 20 1 B
+X ~ 21 250 0 100 L 30 30 21 1 B
+X ~ 22 250 0 100 L 30 30 22 1 B
+X ~ 23 250 0 100 L 30 30 23 1 B
+X ~ 24 250 0 100 L 30 30 24 1 B
+X ~ 25 250 0 100 L 30 30 25 1 B
+X ~ 26 250 0 100 L 30 30 26 1 B
+ENDDRAW
+ENDDEF
+#
+# dc
+#
+DEF dc I 0 40 Y Y 1 F N
+F0 "I" -200 100 60 H V C CNN
+F1 "dc" -200 -50 60 H V C CNN
+F2 "R1" -300 0 60 H V C CNN
+F3 "" 0 0 60 H V C CNN
+$FPLIST
+ 1_pin
+$ENDFPLIST
+DRAW
+C 0 0 150 0 1 0 N
+P 2 0 1 0 0 -100 0 -100 N
+P 2 0 1 0 0 100 -50 50 N
+P 2 0 1 0 0 100 0 -100 N
+P 2 0 1 0 0 100 50 50 N
+X ~ 1 0 450 300 D 50 50 1 1 P
+X ~ 2 0 -450 300 U 50 50 1 1 P
+ENDDRAW
+ENDDEF
+#
+# eSim_PNP
+#
+DEF eSim_PNP Q 0 0 Y N 1 F N
+F0 "Q" -100 50 50 H V R CNN
+F1 "eSim_PNP" -50 150 50 H V R CNN
+F2 "" 200 100 29 H V C CNN
+F3 "" 0 0 60 H V C CNN
+DRAW
+C 50 0 111 0 1 10 N
+P 2 0 1 0 25 25 100 100 N
+P 3 0 1 0 25 -25 100 -100 100 -100 N
+P 3 0 1 20 25 75 25 -75 25 -75 N
+P 5 0 1 0 90 -70 70 -90 50 -50 90 -70 90 -70 F
+X C 1 100 200 100 D 50 50 1 1 P
+X B 2 -200 0 225 R 50 50 1 1 P
+X E 3 100 -200 100 U 50 50 1 1 P
+ENDDRAW
+ENDDEF
+#
+# eSim_R
+#
+DEF eSim_R R 0 0 N Y 1 F N
+F0 "R" 50 130 50 H V C CNN
+F1 "eSim_R" 50 -50 50 H V C CNN
+F2 "" 50 -20 30 H V C CNN
+F3 "" 50 50 30 V V C CNN
+ALIAS resistor
+$FPLIST
+ R_*
+ Resistor_*
+$ENDFPLIST
+DRAW
+S 150 10 -50 90 0 1 10 N
+X ~ 1 -100 50 50 R 60 60 1 1 P
+X ~ 2 200 50 50 L 60 60 1 1 P
+ENDDRAW
+ENDDEF
+#
+# lm_741
+#
+DEF lm_741 X 0 40 Y Y 1 F N
+F0 "X" -200 0 60 H V C CNN
+F1 "lm_741" -100 -250 60 H V C CNN
+F2 "" 0 0 60 H V C CNN
+F3 "" 0 0 60 H V C CNN
+DRAW
+P 4 0 1 0 -350 350 350 0 -350 -350 -350 350 N
+X off_null 1 -50 400 200 D 50 38 1 1 I
+X inv 2 -550 150 200 R 50 38 1 1 I
+X non_inv 3 -550 -100 200 R 50 38 1 1 I
+X v_neg 4 -150 -450 200 U 50 38 1 1 I
+X off_null 5 50 350 200 D 50 38 1 1 I
+X out 6 550 0 200 L 50 38 1 1 O
+X v_pos 7 -150 450 200 D 50 38 1 1 I
+X NC 8 150 -300 200 U 50 38 1 1 N
+ENDDRAW
+ENDDEF
+#
+#End Library

library/SubcircuitLibrary/AD623/SC_AD623.cir

@@ -0,0 +1,30 @@
+* C:\FOSSEE2\eSim\library\SubcircuitLibrary\SC_AD623\SC_AD623.cir
+
+* EESchema Netlist Version 1.1 (Spice format) creation date: 06/02/25 19:15:44
+
+* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N
+* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0
+
+* Sheet Name: /
+X1  ? Net-_R2-Pad1_ Net-_I2-Pad1_ Net-_X1-Pad4_ ? Net-_R2-Pad2_ Net-_X1-Pad7_ ? lm_741		
+X2  ? Net-_R3-Pad1_ Net-_I1-Pad1_ Net-_X2-Pad4_ ? Net-_R3-Pad2_ Net-_X2-Pad7_ ? lm_741		
+X3  ? Net-_R4-Pad2_ Net-_R5-Pad2_ Net-_X3-Pad4_ ? Net-_R6-Pad2_ Net-_X3-Pad7_ ? lm_741		
+R2  Net-_R2-Pad1_ Net-_R2-Pad2_ 50k		
+R4  Net-_R2-Pad2_ Net-_R4-Pad2_ 50k		
+R6  Net-_R4-Pad2_ Net-_R6-Pad2_ 50k		
+R7  Net-_R5-Pad2_ Net-_R7-Pad2_ 50k		
+R5  Net-_R3-Pad2_ Net-_R5-Pad2_ 50k		
+R3  Net-_R3-Pad1_ Net-_R3-Pad2_ 50k		
+Q1  Net-_Q1-Pad1_ Net-_Q1-Pad2_ Net-_I2-Pad1_ eSim_PNP		
+Q2  Net-_Q1-Pad1_ Net-_Q2-Pad2_ Net-_I1-Pad1_ eSim_PNP		
+U1  Net-_R2-Pad1_ Net-_Q1-Pad2_ Net-_Q2-Pad2_ Net-_Q1-Pad1_ Net-_R7-Pad2_ Net-_R6-Pad2_ Net-_I1-Pad2_ Net-_R3-Pad1_ PORT		
+v2  Net-_X1-Pad7_ GND DC		
+v5  GND Net-_X3-Pad7_ DC		
+v4  Net-_X2-Pad7_ GND DC		
+v3  GND Net-_X2-Pad4_ DC		
+v6  GND Net-_X3-Pad4_ DC		
+v1  GND Net-_X1-Pad4_ DC		
+I2  Net-_I2-Pad1_ Net-_I1-Pad2_ dc		
+I1  Net-_I1-Pad1_ Net-_I1-Pad2_ dc		
+
+.end

library/SubcircuitLibrary/AD623/SC_AD623.cir.out

@@ -0,0 +1,33 @@
+* c:\fossee2\esim\library\subcircuitlibrary\sc_ad623\sc_ad623.cir
+
+.include lm_741.sub
+.include PNP.lib
+x1 ? net-_r2-pad1_ net-_i2-pad1_ net-_x1-pad4_ ? net-_r2-pad2_ net-_x1-pad7_ ? lm_741
+x2 ? net-_r3-pad1_ net-_i1-pad1_ net-_x2-pad4_ ? net-_r3-pad2_ net-_x2-pad7_ ? lm_741
+x3 ? net-_r4-pad2_ net-_r5-pad2_ net-_x3-pad4_ ? net-_r6-pad2_ net-_x3-pad7_ ? lm_741
+r2  net-_r2-pad1_ net-_r2-pad2_ 50k
+r4  net-_r2-pad2_ net-_r4-pad2_ 50k
+r6  net-_r4-pad2_ net-_r6-pad2_ 50k
+r7  net-_r5-pad2_ net-_r7-pad2_ 50k
+r5  net-_r3-pad2_ net-_r5-pad2_ 50k
+r3  net-_r3-pad1_ net-_r3-pad2_ 50k
+q1 net-_q1-pad1_ net-_q1-pad2_ net-_i2-pad1_ Q2N2907A
+q2 net-_q1-pad1_ net-_q2-pad2_ net-_i1-pad1_ Q2N2907A
+* u1  net-_r2-pad1_ net-_q1-pad2_ net-_q2-pad2_ net-_q1-pad1_ net-_r7-pad2_ net-_r6-pad2_ net-_i1-pad2_ net-_r3-pad1_ port
+v2 net-_x1-pad7_ gnd  dc 12
+v5 gnd net-_x3-pad7_  dc 12
+v4 net-_x2-pad7_ gnd  dc 12
+v3 gnd net-_x2-pad4_  dc 12
+v6 gnd net-_x3-pad4_  dc 12
+v1 gnd net-_x1-pad4_  dc 12
+i2 net-_i2-pad1_ net-_i1-pad2_  dc 50u
+i1 net-_i1-pad1_ net-_i1-pad2_  dc 50u
+.tran 10e-03 100e-03 0e-03
+
+* Control Statements 
+.control
+run
+print allv > plot_data_v.txt
+print alli > plot_data_i.txt
+.endc
+.end

library/SubcircuitLibrary/AD623/SC_AD623.pro

@@ -0,0 +1,73 @@
+update=22/05/2015 07:44:53
+version=1
+last_client=kicad
+[general]
+version=1
+RootSch=
+BoardNm=
+[pcbnew]
+version=1
+LastNetListRead=
+UseCmpFile=1
+PadDrill=0.600000000000
+PadDrillOvalY=0.600000000000
+PadSizeH=1.500000000000
+PadSizeV=1.500000000000
+PcbTextSizeV=1.500000000000
+PcbTextSizeH=1.500000000000
+PcbTextThickness=0.300000000000
+ModuleTextSizeV=1.000000000000
+ModuleTextSizeH=1.000000000000
+ModuleTextSizeThickness=0.150000000000
+SolderMaskClearance=0.000000000000
+SolderMaskMinWidth=0.000000000000
+DrawSegmentWidth=0.200000000000
+BoardOutlineThickness=0.100000000000
+ModuleOutlineThickness=0.150000000000
+[cvpcb]
+version=1
+NetIExt=net
+[eeschema]
+version=1
+LibDir=
+[eeschema/libraries]
+LibName1=adc-dac
+LibName2=memory
+LibName3=xilinx
+LibName4=microcontrollers
+LibName5=dsp
+LibName6=microchip
+LibName7=analog_switches
+LibName8=motorola
+LibName9=texas
+LibName10=intel
+LibName11=audio
+LibName12=interface
+LibName13=digital-audio
+LibName14=philips
+LibName15=display
+LibName16=cypress
+LibName17=siliconi
+LibName18=opto
+LibName19=atmel
+LibName20=contrib
+LibName21=power
+LibName22=eSim_Plot
+LibName23=transistors
+LibName24=conn
+LibName25=eSim_User
+LibName26=regul
+LibName27=74xx
+LibName28=cmos4000
+LibName29=eSim_Analog
+LibName30=eSim_Devices
+LibName31=eSim_Digital
+LibName32=eSim_Hybrid
+LibName33=eSim_Miscellaneous
+LibName34=eSim_Power
+LibName35=eSim_Sources
+LibName36=eSim_Subckt
+LibName37=eSim_Nghdl
+LibName38=eSim_Ngveri
+LibName39=eSim_SKY130
+LibName40=eSim_SKY130_Subckts