My group repository for the Digital Architecture Verification (DAV) program for IEEE at UCLA.
Coded using VScode and compiled using Intel Quartus Prime Lite.
Specific Model FPGA is DE-10 lite (MAX 10 10M50DAF484C7G Device)
Testbenches to be simulated in Questa.
