This repository contains RTL generators for a variety of IO peripheral blocks that are designed to be compatible with the Rocket Chip SoC Generator
This repository is a fork of https://github.com/sifive/sifive-blocks, which it replaces.
forked from chipsalliance/rocket-chip-blocks
-
Notifications
You must be signed in to change notification settings - Fork 0
RTL blocks compatible with the Rocket Chip Generator
License
Kevin99214/rocket-chip-blocks
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
RTL blocks compatible with the Rocket Chip Generator
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published
Languages
- Scala 99.6%
- Verilog 0.4%