Skip to content
View Kiran760043's full-sized avatar
🎯
Focusing
🎯
Focusing

Block or report Kiran760043

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Ripple-Counter Ripple-Counter Public

    FPGA Programs

    Verilog 2

  2. Sign-Magnitude-Adder Sign-Magnitude-Adder Public

    FPGA Programs

    Verilog 1

  3. Frequency-Divider-by-Even-Number Frequency-Divider-by-Even-Number Public

    FPGA Programs

    Verilog 1 1

  4. kiran kiran Public

    website

    CSS

  5. Basic-Gates-Using-Mux Basic-Gates-Using-Mux Public

    FPGA Program

    Verilog

  6. Half-Adder Half-Adder Public

    FPGA Programs

    Verilog