Skip to content

KonstantinosVasilopoulos/aueb_processor

Repository files navigation

AUEB 16-bit processor

Description

The following project is a set of three assignments aiming to design a 16-bit processor using Altera Quartus II. It also constitutes the mandatory assignment for the semester class of Computer Architecture. Each assignment creates some unique components of the processor. In addition, the final assignment assembles all the previously-made components to one single end-product; the processor.

For referrence, below is an image of the processor to be made.

the processor's RTL diagram

Assignments

About

A 16 bit processor, following the RISC architecture. Made with Quartus and VHDL.

Topics

Resources

License

Stars

Watchers

Forks

Packages

No packages published

Contributors 2

  •  
  •  

Languages