Skip to content
/ LAG_sv_syn_quartus Public

Network-on-Chip (NoC) with Link Aggregation (LAG), modified for synthesis in Quartus II. Repo contains LAG.tcl that creates and configures Quartus II project of the NoC with LAG. In addition, gate level model of the NoC with LAG can be created and than simulated in ModelSim.

License

GPL-2.0, Unknown licenses found

Licenses found

GPL-2.0
LICENSE
Unknown
License.txt
2 stars 0 forks Branches Tags Activity
Star
Notifications You must be signed in to change notification settings

KorotkiyEugene/LAG_sv_syn_quartus

BranchesTags

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

2 Commits
simulation/modelsim
simulation/modelsim
 
 
LAG.tcl
LAG.tcl
 
 
LAG_fifo.v
LAG_fifo.v
 
 
LAG_fifo_.v
LAG_fifo_.v
 
 
LAG_functions.v
LAG_functions.v
 
 
LAG_matrix_arbiter.v
LAG_matrix_arbiter.v
 
 
LAG_mesh_network.v
LAG_mesh_network.v
 
 
LAG_pl_allocator.v
LAG_pl_allocator.v
 
 
LAG_pl_buffers.v
LAG_pl_buffers.v
 
 
LAG_pl_fc_out.v
LAG_pl_fc_out.v
 
 
LAG_pl_free_pool.v
LAG_pl_free_pool.v
 
 
LAG_pl_input_port.v
LAG_pl_input_port.v
 
 
LAG_pl_status.v
LAG_pl_status.v
 
 
LAG_pl_unrestricted_allocator.v
LAG_pl_unrestricted_allocator.v
 
 
LAG_random_traffic_source.v
LAG_random_traffic_source.v
 
 
LAG_route.v
LAG_route.v
 
 
LAG_route_.v
LAG_route_.v
 
 
LAG_router.v
LAG_router.v
 
 
LAG_simple.v
LAG_simple.v
 
 
LAG_test_random.v
LAG_test_random.v
 
 
LAG_traffic_sink.v
LAG_traffic_sink.v
 
 
LAG_tree_arbiter.v
LAG_tree_arbiter.v
 
 
LICENSE
LICENSE
 
 
License.txt
License.txt
 
 
README.md
README.md
 
 
README_UA.txt
README_UA.txt
 
 
defines.v
defines.v
 
 
parameters.v
parameters.v
 
 
timing_constrains_new.sdc
timing_constrains_new.sdc
 
 
types.v
types.v
 
 
unary_select_pair.v
unary_select_pair.v
 
 

Repository files navigation

LAG_sv_syn_quartus

Network-on-Chip (NoC) with Link Aggregation (LAG) synthesized in Quartus. Repo contains script LAG.tcl that creates and configures Quartus II project of the NoC with LAG. Gate level model of the NoC with LAG can be created and than simulated in ModelSim.

About

Network-on-Chip (NoC) with Link Aggregation (LAG), modified for synthesis in Quartus II. Repo contains LAG.tcl that creates and configures Quartus II project of the NoC with LAG. In addition, gate level model of the NoC with LAG can be created and than simulated in ModelSim.

Resources

Readme

License

GPL-2.0, Unknown licenses found

Licenses found

GPL-2.0
LICENSE
Unknown
License.txt
Activity

Stars

2 stars

Watchers

2 watching

Forks

0 forks
Report repository

Releases

No releases published

Packages

No packages published

Languages