This repo is for UCAS CA Lab in 2021 fall.
Used ISA is LoongArch.
Cache module is not completely designed and coded. CSR module is implemented in EXE stage, which may cause timing violation after Cache module attached.
Several places can be improved, including sram_axi_bridge.