Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

FPGA: Add the function of fpga core difftest #453

Draft
wants to merge 25 commits into
base: master
Choose a base branch
from

Conversation

xiaokamikami
Copy link
Contributor

@xiaokamikami xiaokamikami commented Aug 29, 2024

When using fpga to carry out difftest, difftest will read out the architecture related information from the dma interface as a host program, and check the register on the PC side.
usage make fpga-build./fpga-host --diff=nemu.so

The idea of this function comes from the revision of encore. Thanks to the support of Teacher Shi Kan and Xu Shuoxiang for providing the XDMA initialization code (f7f0f8b), and Zhang Shoulin for helping debug the FPGA

Co-authored-by: fengkehan [email protected]
Co-authored-by: xushuoxiang [email protected]
Co-authored-by: zhangshoulin [email protected]

@xiaokamikami xiaokamikami linked an issue Aug 29, 2024 that may be closed by this pull request
@poemonsense
Copy link
Member

Where does the source code come from? Who are the authors?

@changekkk
Copy link

您好,想问一下,目前difftest环境和encore能结合起来吗?我看到encore的流程里在生成snapshot,可以进一步在仿真环境里运行,这里是否可以用difftest来跑?另外,目前fpga上的difftest环境运行时速度跟encore比哪个更快呢?

@wyz-icer
Copy link

这套框架怎么用起来? 需要在FPGA流程里使用吗?

@xiaokamikami
Copy link
Contributor Author

您好,想问一下,目前difftest环境和encore能结合起来吗?我看到encore的流程里在生成snapshot,可以

你好,这套系统就是将类似encore的结构做到difftest环境,这套系统目前能传输大约7GB/S的数据,具体运行频率 需要视difftest模式情况而计算,因为不同模式下的difftest产生的数据量不一样

@xiaokamikami
Copy link
Contributor Author

这套框架怎么用起来? 需要在FPGA流程里使用吗?

你好,暂时还没有完全适配好,后续会出文档的

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

Simulation on Palladium and FPGA
4 participants