Skip to content
View Sh14345's full-sized avatar
💭
I may be slow to respond.
💭
I may be slow to respond.

Block or report Sh14345

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. CMOS-using-LTspice CMOS-using-LTspice Public

    This repository contains a CMOS inverter circuit designed and simulated using LTspice. A CMOS inverter which is actually a "Hello World" in VLSI design logic is a fundamental building block in digi…

    AGS Script 3 1

  2. 100-days-of-RTL-verification-challenge 100-days-of-RTL-verification-challenge Public

    This repository as collection of unique & some very important verilog system verilog code that i have worked on. Hope it helps.

    Verilog 1

  3. Java_codes Java_codes Public

  4. Interview_questions Interview_questions Public

    This repository serves as a comprehensive record of my journey, showcasing both my challenges and successes. It includes a curated collection of interview questions and answers that I have encounte…

    Verilog

  5. Fifo_testbench Fifo_testbench Public

    Coq