Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

bad pull request -- will cancel #3

Closed
wants to merge 2 commits into from
Closed

Conversation

newmansc2
Copy link
Contributor

No description provided.

This layout contains a set of loopbacks to characterize the GC_SiN_TE_1550_8degOxide_BB GC.  However, this component has a pin issue.  I believe this is the source of all the DRC issues with my layout.

Running functional verification ("V") on a layout with a single GC_SiN_TE_1550_8degOxide_BB component produces the following error:

Invalid Pin [TOP]
Invalid pin found. Read more about requirements for components: https://github.com/SiEPIC/SiEPIC-Tools/wiki/Component-and-PCell-Layout
polygon: (9.115,0.575;9.115,0.585;9.125,0.585;9.125,0.575)
The components with the pin problem is: GC_SiN_TE_1550_8degOxide_BB
@newmansc2 newmansc2 closed this Oct 16, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant