Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Added support for 32u4 #18

Open
wants to merge 38 commits into
base: master
Choose a base branch
from
Open
Changes from 1 commit
Commits
Show all changes
38 commits
Select commit Hold shift + click to select a range
d8f77b7
Merge pull request #1 from SlashDevin/master
SRGDamia1 Sep 8, 2017
d3f6b2d
Added Travis support
SRGDamia1 Sep 12, 2017
804e871
Added support for 32u4
SRGDamia1 Sep 12, 2017
b46608d
Added another test for myself
SRGDamia1 Sep 12, 2017
398c8da
Removed limits on baud rates for 8MHz boards
SRGDamia1 Sep 12, 2017
bd32958
Better testing script
SRGDamia1 Sep 13, 2017
78bfd3e
Merge pull request #2 from SlashDevin/master
SRGDamia1 May 18, 2018
4d45b56
Merge remote-tracking branch 'origin/master'
SRGDamia1 May 18, 2018
19a4266
Added peak and unsetting prescalers at ignore
SRGDamia1 May 18, 2018
cb04f1e
Merge branch 'devin'
SRGDamia1 May 18, 2018
cc1f99e
Interrupts off by default
SRGDamia1 May 18, 2018
8738faf
Oops, uncommented the wrong line!
SRGDamia1 May 18, 2018
283da33
Fixed some comments
SRGDamia1 May 21, 2018
63f17a1
Added missed setting of TCCR's
SRGDamia1 May 21, 2018
66f4508
Default take ISR
SRGDamia1 Jan 8, 2019
2251940
Travis on more boards
SRGDamia1 Jan 9, 2019
3cdc90d
Move tests
SRGDamia1 Jan 9, 2019
eaaea5f
Example to compile against
SRGDamia1 Jan 9, 2019
a2dbb78
Fix timer pre-setting assignment
SRGDamia1 Jan 9, 2019
075f1e0
Oops, wrong speeds
SRGDamia1 Jan 9, 2019
7046a6c
Missed ignore
SRGDamia1 Jan 9, 2019
a51d575
Skipping test on ATTINY
SRGDamia1 Jan 9, 2019
67f1a7f
Removed unwanted comment
SRGDamia1 Jan 9, 2019
dcbdc48
Get tests really working
SRGDamia1 Jan 11, 2019
02fe96e
Printing speed in test
SRGDamia1 Jan 15, 2019
545404e
Limit speeds for processors at less than 12mhz
SRGDamia1 Jan 15, 2019
f003e0a
Removed extra comment
SRGDamia1 Jan 15, 2019
a51c235
Small fix to print dropped chars in test
SRGDamia1 Jan 16, 2019
27229c4
Added notes on processors and pin numbers
SRGDamia1 Jan 16, 2019
96cfd10
Corrected 2560RFR2 tp 256RFR2, also added notes on compatibility at 8MHz
SRGDamia1 Jan 16, 2019
bf6653d
Added sign to pin vars, fixed elif
SRGDamia1 Aug 29, 2019
fff812b
version bump
SRGDamia1 Aug 29, 2019
e0a9c6e
Extra braces
SRGDamia1 Aug 29, 2019
79d693b
Make fallthrough explicity
SRGDamia1 May 24, 2021
5a0daf7
Make interrupts external by default
SRGDamia1 Jul 12, 2022
9626916
add support for RS232-type logic levels
tpwrules Jan 10, 2023
df6af12
NeoSWSerial: avoid undefined behavior when TX disable is requested
tpwrules Feb 13, 2023
304c2ae
Merge pull request #3 from tpwrules/fixes
SRGDamia1 Oct 7, 2024
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
4 changes: 2 additions & 2 deletions src/NeoSWSerial.h
Original file line number Diff line number Diff line change
Expand Up @@ -103,8 +103,8 @@ class NeoSWSerial : public Stream

public:
// visible only so the ISRs can call it...
// static void rxISR( uint8_t port_input_register );
static void rxISR( uint8_t port_input_register );

//#define NEOSWSERIAL_EXTERNAL_PCINT // uncomment to use your own PCINT ISRs
#define NEOSWSERIAL_EXTERNAL_PCINT // uncomment to use your own PCINT ISRs
SRGDamia1 marked this conversation as resolved.
Show resolved Hide resolved
};
#endif