This repository has been archived by the owner on Sep 6, 2024. It is now read-only.
fix: keep power strip density in parity with openlane1 #7
Annotations
1 error
fpga
Process completed with exit code 1.
|
Artifacts
Produced during runtime
Name | Size | |
---|---|---|
fpga_bitstream
Expired
|
7.16 KB |
|