-
Notifications
You must be signed in to change notification settings - Fork 0
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Update support for openpiton #1
base: master
Are you sure you want to change the base?
Commits on Apr 5, 2022
-
Configuration menu - View commit details
-
Copy full SHA for e0608bd - Browse repository at this point
Copy the full SHA e0608bdView commit details -
Configuration menu - View commit details
-
Copy full SHA for f26d688 - Browse repository at this point
Copy the full SHA f26d688View commit details
Commits on May 2, 2022
-
Configuration menu - View commit details
-
Copy full SHA for 55b65f8 - Browse repository at this point
Copy the full SHA 55b65f8View commit details
Commits on May 11, 2022
-
Configuration menu - View commit details
-
Copy full SHA for 2c3d0f7 - Browse repository at this point
Copy the full SHA 2c3d0f7View commit details
Commits on May 12, 2022
-
cva6.sv: change RVFI exception signal (openhwgroup#873)
Signed-off-by: Guillaume Chauvon <[email protected]>
Configuration menu - View commit details
-
Copy full SHA for 266f138 - Browse repository at this point
Copy the full SHA 266f138View commit details -
Add support for "high" counter CSRs in 32-bit mode (openhwgroup#847)
* Add support for "high" counter CSRs in 32-bit mode In 32bit mode MCYCLEH, MINSTRETH, CYCLEH, TIMEH and INSTRETH are used to return the most significant 32-bit value of the counters which are now always 64-bit wide. Signed-off-by: Steffen Persvold <[email protected]> * Enable writing of MCYCLEH and MINSTRETH CSRs Signed-off-by: Steffen Persvold <[email protected]>
Configuration menu - View commit details
-
Copy full SHA for 7580753 - Browse repository at this point
Copy the full SHA 7580753View commit details
Commits on May 30, 2022
-
Fix tc_srams paths (openhwgroup#892)
* cva6_synth.tcl: fix set_input_delay and set_output_delay tc_sram paths * ariane_tb.cpp;.sv: [Fix tc_srams] change path for user memory preload Signed-off-by: Guillaume Chauvon <[email protected]> Co-authored-by: Jean-Roch Coulon <[email protected]>
Configuration menu - View commit details
-
Copy full SHA for 909d85a - Browse repository at this point
Copy the full SHA 909d85aView commit details
Commits on Jun 10, 2022
-
Configuration menu - View commit details
-
Copy full SHA for 38c58e5 - Browse repository at this point
Copy the full SHA 38c58e5View commit details
Commits on Jun 16, 2022
-
Configuration menu - View commit details
-
Copy full SHA for d315ddd - Browse repository at this point
Copy the full SHA d315dddView commit details
Commits on Jun 28, 2022
-
Configuration menu - View commit details
-
Copy full SHA for 5d93a5c - Browse repository at this point
Copy the full SHA 5d93a5cView commit details -
FPGA: Add scripts to boot linux fpga (openhwgroup#924)
Signed-off-by: Guillaume Chauvon<[email protected]>
Configuration menu - View commit details
-
Copy full SHA for 66f158d - Browse repository at this point
Copy the full SHA 66f158dView commit details -
Configuration menu - View commit details
-
Copy full SHA for 767c465 - Browse repository at this point
Copy the full SHA 767c465View commit details -
Cvvdev/dev/formating4 (openhwgroup#920)
Several format cleanings: - split load_store_unit.sv to create lsu_bypass.sv - add several "begin" and "end"
Configuration menu - View commit details
-
Copy full SHA for a9c7b4f - Browse repository at this point
Copy the full SHA a9c7b4fView commit details
Commits on Jun 30, 2022
-
Configuration menu - View commit details
-
Copy full SHA for 22d29b0 - Browse repository at this point
Copy the full SHA 22d29b0View commit details -
Enable CVXIF for target cv32a60X and add renaming for cvxif when usin…
…g 3 operands (openhwgroup#925) * re_name.sv: add condition related to CVXIF to rename 3rd operand * cv32a60x_pkg.sv: set CVXIFEn to 1
Configuration menu - View commit details
-
Copy full SHA for b2dc475 - Browse repository at this point
Copy the full SHA b2dc475View commit details
Commits on Jul 5, 2022
-
Adding a Bug issue template (openhwgroup#930)
* Create bug.yaml * Update bug.yaml - Case consistency * Spelling mistakes
Configuration menu - View commit details
-
Copy full SHA for 0cfa94b - Browse repository at this point
Copy the full SHA 0cfa94bView commit details
Commits on Jul 6, 2022
-
Configuration menu - View commit details
-
Copy full SHA for c23eed5 - Browse repository at this point
Copy the full SHA c23eed5View commit details
Commits on Jul 8, 2022
-
Configuration menu - View commit details
-
Copy full SHA for 0b4ff9e - Browse repository at this point
Copy the full SHA 0b4ff9eView commit details -
Configuration menu - View commit details
-
Copy full SHA for 4ab5ef9 - Browse repository at this point
Copy the full SHA 4ab5ef9View commit details -
Configuration menu - View commit details
-
Copy full SHA for 01c89b7 - Browse repository at this point
Copy the full SHA 01c89b7View commit details -
Fix exception type on PMP check during PTW (openhwgroup#908)
Fixes openhwgroup#906 According to the spec: > If accessing pte violates a PMA or PMP check, raise an access-fault > exception corresponding to the original access type. Found by @Phantom1003 and @ProjectDimlight Signed-off-by: Moritz Schneider <[email protected]>
Configuration menu - View commit details
-
Copy full SHA for 011edf4 - Browse repository at this point
Copy the full SHA 011edf4View commit details -
Associated PRs in task.yaml (openhwgroup#929)
* Removing CVA6-SDK from task.yaml * Associated PRs in task.yaml This commit provide a new textarea to fill links to PRs used to complete the task. * Create bug.yaml * Update bug.yaml - Case consistency Co-authored-by: JeanRochCoulon <[email protected]>
Configuration menu - View commit details
-
Copy full SHA for 56ccf80 - Browse repository at this point
Copy the full SHA 56ccf80View commit details
Commits on Jul 20, 2022
-
decoder.sv: fix sfence.vma when rs1 != 0 (openhwgroup#933)
unlike other instructions with minor opcode == PRIV, SFENCE.VMA do not check for rs1 != 0. Only check for rd !=0 to raise illegal instruction Signed-off-by: Guillaume Chauvon <[email protected]>
Configuration menu - View commit details
-
Copy full SHA for b6c1d04 - Browse repository at this point
Copy the full SHA b6c1d04View commit details
Commits on Aug 1, 2022
-
Configuration menu - View commit details
-
Copy full SHA for 5759203 - Browse repository at this point
Copy the full SHA 5759203View commit details
Commits on Aug 16, 2022
-
Configuration menu - View commit details
-
Copy full SHA for 80050aa - Browse repository at this point
Copy the full SHA 80050aaView commit details -
cvxif_fu.sv: add register to hold illegal instruction information (op…
…enhwgroup#939) It avoids that result from cvxif and illegal instruction use wb bus at the same time
Configuration menu - View commit details
-
Copy full SHA for eb9881e - Browse repository at this point
Copy the full SHA eb9881eView commit details -
perf_counters.sv: unimplemented mhpmcounters shall be read-only 0 (op…
…enhwgroup#940) see The RISC-V Instruction Set Manual Volume II: Privileged Architecture Version 20211203 3.1.1 Hardware Performance Monitor All counters should be implemented, but a legal implementation is to make both the counter and its corresponding event selector be read-only 0. Signed-off-by: André Sintzoff <[email protected]>
Configuration menu - View commit details
-
Copy full SHA for e36a3bf - Browse repository at this point
Copy the full SHA e36a3bfView commit details
Commits on Aug 27, 2022
-
Configuration menu - View commit details
-
Copy full SHA for 17bc700 - Browse repository at this point
Copy the full SHA 17bc700View commit details -
Configuration menu - View commit details
-
Copy full SHA for 802e75d - Browse repository at this point
Copy the full SHA 802e75dView commit details