Parameterized Leading zeroes counter (SystemVerilog).
The module only accepts WIDTH that power of 2. For WIDTH that is not power of 2, ceil up to the next power 2 and set the unused LSB to 1s
-
Notifications
You must be signed in to change notification settings - Fork 0
Leading zeroes counter (SystemVerilog)
License
ameetgohil/leading-zeroes-counter
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Leading zeroes counter (SystemVerilog)
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published