Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

2. Add/edit copyright and license for .v, .sv files #1138

Merged
merged 1 commit into from
Jul 11, 2023

Conversation

IuliaCMoldovan
Copy link
Contributor

@IuliaCMoldovan IuliaCMoldovan commented Jul 7, 2023

Second PR out of a series of PRs regarding updating the licenses and copyrights in all files. They should be merged in this order.

New format: Copyright (C) year-year Analog Devices, Inc. All rights reserved.

  • Updates the copyright year format for all the Verilog and SystemVerilog files, except for those which have a JESD license (they are handled later)
  • The starting year was determined and changed based on git log --follow --format=%ad --date=format:'%Y' $file | tail -1 which returns the first year it was added
  • To some files, the complete header was added, since it was missing

@IuliaCMoldovan
Copy link
Contributor Author

The guideline checker action will fail because the updated script is still in a PR.

@IuliaCMoldovan IuliaCMoldovan requested a review from a team July 10, 2023 07:32
acostina
acostina previously approved these changes Jul 10, 2023
@IuliaCMoldovan
Copy link
Contributor Author

Solved the conflict that appeared after the latest commit was merged into master.

Copy link
Contributor

@StancaPop StancaPop left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Looks good.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants