README.md

tetris-sysverilog

Design Project created April 2016 - May 2016 at UIUC. This is the full implementation of the game of Tetris, which we ran on the Altera Cyclone IV FPGA using Quartus II.

Project Partner: Patrick Su