Skip to content
/ tetris-sysverilog Public

SystemVerilog Design Project created April 2016 - May 2016 at UIUC

1 star 0 forks Branches Tags Activity
Star
Notifications You must be signed in to change notification settings

annwuhoo/tetris-sysverilog

BranchesTags

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

6 Commits
Big_Pixel_Map.sv
Big_Pixel_Map.sv
 
 
Block.sv
Block.sv
 
 
Block_Decisions.sv
Block_Decisions.sv
 
 
Block_Movement.sv
Block_Movement.sv
 
 
Block_Param.sv
Block_Param.sv
 
 
Block_Param_Hold.sv
Block_Param_Hold.sv
 
 
Check_Pixel_Map.sv
Check_Pixel_Map.sv
 
 
Clear_Pixel_Map.sv
Clear_Pixel_Map.sv
 
 
Color_Mapper.sv
Color_Mapper.sv
 
 
DFlipFlop.sv
DFlipFlop.sv
 
 
Datapath_state_machine.sv
Datapath_state_machine.sv
 
 
Game_State.sv
Game_State.sv
 
 
HexDriver.sv
HexDriver.sv
 
 
Load_Pixel_Map.sv
Load_Pixel_Map.sv
 
 
Pixel_Map_Mux.sv
Pixel_Map_Mux.sv
 
 
Pixel_Map_Reg.sv
Pixel_Map_Reg.sv
 
 
Preliminary iteration of working game (cycling through the shapes).mov
Preliminary iteration of working game (cycling through the shapes).mov
 
 
README.md
README.md
 
 
Row_Reg.sv
Row_Reg.sv
 
 
Score_Board.sv
Score_Board.sv
 
 
Small_Pixel_Map.sv
Small_Pixel_Map.sv
 
 
Sprite_Table.sv
Sprite_Table.sv
 
 
Sprite_Table_FE.sv
Sprite_Table_FE.sv
 
 
Sprite_Table_UNITBLOCK.sv
Sprite_Table_UNITBLOCK.sv
 
 
Temp_Pixel_Map_Reg.sv
Temp_Pixel_Map_Reg.sv
 
 
Tetris_Datapath.sv
Tetris_Datapath.sv
 
 
VGA_controller.sv
VGA_controller.sv
 
 
ball.sv
ball.sv
 
 
counter_rand_shape.sv
counter_rand_shape.sv
 
 
fast_clock.sv
fast_clock.sv
 
 
font_rom.sv
font_rom.sv
 
 
hpi_io_intf.sv
hpi_io_intf.sv
 
 
keypress_state_machine.sv
keypress_state_machine.sv
 
 
lab8.pin
lab8.pin
 
 
lab8.qpf
lab8.qpf
 
 
lab8.sof
lab8.sof
 
 
lab8.sv
lab8.sv
 
 
lfsr.sv
lfsr.sv
 
 
nios_system.qsys
nios_system.qsys
 
 
nios_system.sopcinfo
nios_system.sopcinfo
 
 
rand_num.sv
rand_num.sv
 
 
rand_table.sv
rand_table.sv
 
 
rot_state_machine.sv
rot_state_machine.sv
 
 
shapenum_state_machine.sv
shapenum_state_machine.sv
 
 
slow_clock.sv
slow_clock.sv
 
 

Repository files navigation

tetris-sysverilog

Design Project created April 2016 - May 2016 at UIUC. This is the full implementation of the game of Tetris, which we ran on the Altera Cyclone IV FPGA using Quartus II.

Project Partner: Patrick Su

About

SystemVerilog Design Project created April 2016 - May 2016 at UIUC

Resources

Readme
Activity

Stars

1 star

Watchers

1 watching

Forks

0 forks
Report repository

Releases

No releases published

Packages

No packages published

Languages