Verible formatter

[WIP] Add ASIC Flow #19

Sign in to view logs

Triggered via pull request July 5, 2023 12:40

lpawelcz

synchronize #8

Status Success

Total duration 7m 40s

Artifacts –

verible-format.yml

on: pull_request_target