Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

chore: escape brackets in documentation #70

Merged
merged 1 commit into from
Dec 5, 2024
Merged

chore: escape brackets in documentation #70

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
16 changes: 8 additions & 8 deletions src/lib.rs
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -145,7 +145,7 @@
//! of arcane subtleties with inlining and target_features that must be managed. See how the macros
//! expand for more detail.
#![cfg_attr(
all(target_arch = "wasm32", not(feature = "stable")),

Check failure on line 148 in src/lib.rs

View workflow job for this annotation

GitHub Actions / Code Checks (formatting, clippy) 

unexpected `cfg` condition value: `stable`

Check warning on line 148 in src/lib.rs

View workflow job for this annotation

GitHub Actions / Arm Neon Tests 

unexpected `cfg` condition value: `stable`

Check warning on line 148 in src/lib.rs

View workflow job for this annotation

GitHub Actions / x86 Tests 

unexpected `cfg` condition value: `stable`

Check warning on line 148 in src/lib.rs

View workflow job for this annotation

GitHub Actions / x86 Tests 

unexpected `cfg` condition value: `stable`
feature(core_intrinsics)
)]
#![allow(clippy::missing_safety_doc)] // TODO: Work on the safety of functions
Expand Down Expand Up @@ -942,7 +942,7 @@
SimdBaseIo::load_from_ptr_unaligned(a)
}

/// Note, SSE2 and SSE4 will load when mask[i] is nonzero, where AVX2
/// Note, SSE2 and SSE4 will load when mask\[i\] is nonzero, where AVX2
/// will store only when the high bit is set. To ensure portability
/// ensure that the high bit is set.
#[deprecated(
Expand All @@ -951,7 +951,7 @@
unsafe fn maskload_epi32(_mem_addr: &i32, _mask: Self::Vi32) -> Self::Vi32 {
panic!("Deprecated")
}
/// Note, SSE2 and SSE4 will load when mask[i] is nonzero, where AVX2
/// Note, SSE2 and SSE4 will load when mask\[i\] is nonzero, where AVX2
/// will store only when the high bit is set. To ensure portability
/// ensure that the high bit is set.
#[deprecated(
Expand All @@ -960,7 +960,7 @@
unsafe fn maskload_epi64(_mem_addr: &i64, _mask: Self::Vi64) -> Self::Vi64 {
panic!("Deprecated")
}
/// Note, SSE2 and SSE4 will load when mask[i] is nonzero, where AVX2
/// Note, SSE2 and SSE4 will load when mask\[i\] is nonzero, where AVX2
/// will store only when the high bit is set. To ensure portability
/// ensure that the high bit is set.
#[deprecated(
Expand All @@ -969,7 +969,7 @@
unsafe fn maskload_ps(_mem_addr: &f32, _mask: Self::Vi32) -> Self::Vf32 {
panic!("Deprecated")
}
/// Note, SSE2 and SSE4 will load when mask[i] is nonzero, where AVX2
/// Note, SSE2 and SSE4 will load when mask\[i\] is nonzero, where AVX2
/// will store only when the high bit is set. To ensure portability
/// ensure that the high bit is set.
#[deprecated(
Expand Down Expand Up @@ -1028,7 +1028,7 @@
SimdBaseIo::copy_to_ptr_unaligned(a, mem_addr)
}

/// Note, SSE2 and SSE4 will store when mask[i] is nonzero, where AVX2
/// Note, SSE2 and SSE4 will store when mask\[i\] is nonzero, where AVX2
/// will store only when the high bit is set. To ensure portability ensure the
/// high bit is set.
#[deprecated(
Expand All @@ -1039,7 +1039,7 @@
*mem_addr = a[0];
}
}
/// Note, SSE2 and SSE4 will store when mask[i] is nonzero, where AVX2
/// Note, SSE2 and SSE4 will store when mask\[i\] is nonzero, where AVX2
/// will store only when the high bit is set. To ensure portability ensure the
/// high bit is set.
#[deprecated(
Expand All @@ -1050,7 +1050,7 @@
*mem_addr = a[0];
}
}
/// Note, SSE2 and SSE4 will store when mask[i] is nonzero, where AVX2
/// Note, SSE2 and SSE4 will store when mask\[i\] is nonzero, where AVX2
/// will store only when the high bit is set. To ensure portability ensure the
/// high bit is set.
#[deprecated(
Expand All @@ -1061,7 +1061,7 @@
*mem_addr = a[0];
}
}
/// Note, SSE2 and SSE4 will store when mask[i] is nonzero, where AVX2
/// Note, SSE2 and SSE4 will store when mask\[i\] is nonzero, where AVX2
/// will store only when the high bit is set. To ensure portability ensure the
/// high bit is set.
#[deprecated(
Expand Down
Loading