This software converts RTL verilog file which describes the behavior of a desired digital circuit module into its corresponding netlist file.
-
Notifications
You must be signed in to change notification settings - Fork 0
aya015757881/DigitalCircuitsSynthesizer
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
This software converts RTL verilog file which describes the behavior of a desired digital circuit module into its corresponding netlist file.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published