Try something lol #7096
ci.yml
on: push
Build dependencies
3m 25s
bittide-instances hardware-in-the-loop test matrix generation
1m 11s
bittide-instances synthesis matrix generation
59s
bittide-experiments unittests
1m 52s
Bittide tests
7m 40s
Rust Lints
1m 35s
Firmware Support Unit Tests
3m 31s
Firmware Limit Checks
1m 39s
bittide-instances doctests
2m 16s
bittide-instances unittests
2m 41s
Matrix: synth
Matrix: HITL
All jobs finished
3s
Annotations
4 errors and 4 warnings
bittide-instances unittests
Process completed with exit code 1.
|
HITL (swCcOneTopologyTest, test)
Process completed with exit code 1.
|
Generate clock control report
Process completed with exit code 1.
|
All jobs finished
Process completed with exit code 1.
|
HITL (linkConfigurationTest, test)
No files were found with the provided path: _build/vivado/*/ila-data
_build/hitl/*. No artifacts will be uploaded.
|
HITL (transceiversUpTest, test)
No files were found with the provided path: _build/vivado/*/ila-data
_build/hitl/*. No artifacts will be uploaded.
|
Generate clock control report
No files were found with the provided path: reports. No artifacts will be uploaded.
|
Generate clock control report
No files were found with the provided path: plot-sources. No artifacts will be uploaded.
|
Artifacts
Produced during runtime
Name | Size | |
---|---|---|
_build-linkConfigurationTest
|
12.1 MB |
|
_build-safeDffSynchronizer
|
2.59 KB |
|
_build-swCcOneTopologyTest
|
280 MB |
|
_build-swCcOneTopologyTest-debug
|
8.9 KB |
|
_build-transceiversUpTest
|
12.6 MB |
|
_build-vexRiscvTcpTest
|
44.8 MB |
|
_build-vexRiscvTcpTest-debug
|
97.6 KB |
|
_build-vexRiscvTest
|
40.7 MB |
|
_build-vexRiscvTest-debug
|
211 KB |
|