Remove use of always_comb

calyxir · Nov 3, 2024 · a753450 · a753450
1 parent 8294be8
commit a753450
Show file tree

Hide file tree

Showing 3 changed files with 4 additions and 55 deletions.
diff --git a/primitives/binary_operators.sv b/primitives/binary_operators.sv
@@ -146,7 +146,7 @@ module std_fp_div_pipe #(
         running <= running;
     end
 
-    always_comb begin
+    always @* begin
       if (acc >= {1'b0, right}) begin
         acc_next = acc - right;
         {acc_next, quotient_next} = {acc_next[WIDTH-1:0], quotient, 1'b1};

diff --git a/yxi/tests/axi/read-compute-write/seq-mem-vec-add-axi-wrapped.expect b/yxi/tests/axi/read-compute-write/seq-mem-vec-add-axi-wrapped.expect
@@ -327,7 +327,7 @@ module std_fp_div_pipe #(
         running <= running;
     end
 
-    always_comb begin
+    always @* begin
       if (acc >= {1'b0, right}) begin
         acc_next = acc - right;
         {acc_next, quotient_next} = {acc_next[WIDTH-1:0], quotient, 1'b1};

diff --git a/yxi/tests/axi/read-compute-write/seq-mem-vec-add-verilog.expect b/yxi/tests/axi/read-compute-write/seq-mem-vec-add-verilog.expect
@@ -1,53 +1,2 @@
-{
-  "A0": {
-    "data": [
-      1,
-      3,
-      7,
-      15,
-      31,
-      63,
-      127,
-      255
-    ],
-    "format": {
-      "numeric_type": "bitnum",
-      "is_signed": false,
-      "width": 32
-    }
-  },
-  "B0": {
-    "data": [
-      1,
-      1,
-      1,
-      1,
-      1,
-      1,
-      1,
-      1
-    ],
-    "format": {
-      "numeric_type": "bitnum",
-      "is_signed": false,
-      "width": 32
-    }
-  },
-  "Sum0": {
-    "data": [
-      2,
-      4,
-      8,
-      16,
-      32,
-      64,
-      128,
-      256
-    ],
-    "format": {
-      "numeric_type": "bitnum",
-      "is_signed": false,
-      "width": 32
-    }
-  }
-}
+---CODE---
+1