Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Collective PR to combine tests increasing coverage #238

Merged
merged 11 commits into from
Oct 11, 2024
Merged

Conversation

wsipak
Copy link
Collaborator

@wsipak wsipak commented Oct 1, 2024

@wsipak wsipak force-pushed the wsip/debug_coverage branch 7 times, most recently from d63c76d to 8faf6d0 Compare October 3, 2024 17:55
Copy link

github-actions bot commented Oct 3, 2024

Links to coverage and verification reports for this PR (#238) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/

1 similar comment
Copy link

github-actions bot commented Oct 4, 2024

Links to coverage and verification reports for this PR (#238) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/

endmodule // ahb_to_axi4
Copy link

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

[verible-verilog-format] reported by reviewdog 🐶

Suggested change
endmodule // ahb_to_axi4
endmodule // ahb_to_axi4

Copy link

github-actions bot commented Oct 4, 2024

Links to coverage and verification reports for this PR (#238) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/

2 similar comments
Copy link

github-actions bot commented Oct 4, 2024

Links to coverage and verification reports for this PR (#238) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/

Copy link

github-actions bot commented Oct 4, 2024

Links to coverage and verification reports for this PR (#238) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/

@@ -418,6 +490,8 @@ import el2_pkg::*;

// zero out the signals not presented at the wrapper instantiation level
Copy link

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

[verible-verilog-format] reported by reviewdog 🐶

Suggested change
// zero out the signals not presented at the wrapper instantiation level
// zero out the signals not presented at the wrapper instantiation level

Copy link

github-actions bot commented Oct 6, 2024

Links to coverage and verification reports for this PR (#238) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/

Comment on lines +837 to +854

/*verilator coverage_on*/
Copy link

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

⚠️ [verible-verilog-lint] reported by reviewdog 🐶
Remove trailing spaces. [Style: trailing-spaces] [no-trailing-spaces]

Suggested change
/*verilator coverage_on*/
/*verilator coverage_on*/

Copy link

github-actions bot commented Oct 6, 2024

Links to coverage and verification reports for this PR (#238) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/

5 similar comments
Copy link

github-actions bot commented Oct 7, 2024

Links to coverage and verification reports for this PR (#238) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/

Copy link

github-actions bot commented Oct 7, 2024

Links to coverage and verification reports for this PR (#238) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/

Copy link

github-actions bot commented Oct 7, 2024

Links to coverage and verification reports for this PR (#238) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/

Copy link

github-actions bot commented Oct 8, 2024

Links to coverage and verification reports for this PR (#238) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/

Copy link

github-actions bot commented Oct 8, 2024

Links to coverage and verification reports for this PR (#238) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/

Copy link

github-actions bot commented Oct 9, 2024

Links to coverage and verification reports for this PR (#238) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/

input logic scan_mode, // Scan mode
/* verilator coverage_on */

`ifdef RV_SMEPMP
input el2_mseccfg_pkt_t mseccfg, // mseccfg CSR content, RLB, MMWP and MML bits
Copy link

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

[verible-verilog-format] reported by reviewdog 🐶

Suggested change
input el2_mseccfg_pkt_t mseccfg, // mseccfg CSR content, RLB, MMWP and MML bits
input el2_mseccfg_pkt_t mseccfg, // mseccfg CSR content, RLB, MMWP and MML bits

Comment on lines 115 to 117
2'b11: result =
(pmp_req_type == EXEC) |
((pmp_req_type == READ) & ~priv_mode);
Copy link

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

[verible-verilog-format] reported by reviewdog 🐶

Suggested change
2'b11: result =
(pmp_req_type == EXEC) |
((pmp_req_type == READ) & ~priv_mode);
2'b11: result = (pmp_req_type == EXEC) | ((pmp_req_type == READ) & ~priv_mode);

Copy link

Links to coverage and verification reports for this PR (#238) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/

Comment on lines 1033 to 1037
end
/*verilator coverage_on*/
endcase
end
rvdffs #(($bits(err_stop_state_t))) err_stop_state_ff (.clk(active_clk), .din(err_stop_nxtstate), .dout({err_stop_state}), .en(err_stop_state_en), .*);

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

[verible-verilog-format] reported by reviewdog 🐶

Suggested change
end
/*verilator coverage_on*/
endcase
end
rvdffs #(($bits(err_stop_state_t))) err_stop_state_ff (.clk(active_clk), .din(err_stop_nxtstate), .dout({err_stop_state}), .en(err_stop_state_en), .*);
end
/*verilator coverage_on*/
endcase
end
rvdffs #(($bits(
err_stop_state_t
))) err_stop_state_ff (
.clk (active_clk),
.din (err_stop_nxtstate),
.dout({err_stop_state}),
.en (err_stop_state_en),
.*
);

Copy link

Links to coverage and verification reports for this PR (#238) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/

@wsipak wsipak changed the title test the debug module with GDB Collective PR to combine tests increasing coverage Oct 11, 2024
Copy link

Links to coverage and verification reports for this PR (#238) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/

wsipak and others added 3 commits October 11, 2024 17:32
Signed-off-by: Wojciech Sipak <[email protected]>
Signed-off-by: Krzysztof Obłonczek <[email protected]>
Co-authored-by: Karol Gugala <[email protected]>
kgugala and others added 6 commits October 11, 2024 17:59
This way matrix size is below 256
Also limit exceptions tests to AXI and M mode

Signed-off-by: Karol Gugala <[email protected]>
Co-authored-by: Wojciech Sipak <[email protected]>
Signed-off-by: Wojciech Sipak <[email protected]>
Co-authored-by: Karol Gugala <[email protected]>
Co-authored-by: Tomasz Michalak <[email protected]>
Co-authored-by: Robert Szczepanski <[email protected]>
Signed-off-by: Wojciech Sipak <[email protected]>
Signed-off-by: Robert Szczepanski <[email protected]>
This was referenced Oct 11, 2024
@wsipak wsipak marked this pull request as ready for review October 11, 2024 16:21
@tmichalak tmichalak merged commit 199eae1 into main Oct 11, 2024
571 of 575 checks passed
@wsipak wsipak deleted the wsip/debug_coverage branch November 14, 2024 10:28
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

5 participants