Skip to content

Actions: db-tu-dresden/TSL

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
668 workflow runs
668 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Generates TSL for ARM Generating for ARM #65: completed by JPietrzykTUD
September 24, 2024 09:37 14s
September 24, 2024 09:37 14s
Builds on x86 Builds & run on x86 #65: completed by JPietrzykTUD
September 24, 2024 09:37 19s
September 24, 2024 09:37 19s
Builds on ARM Build & run on ARM #64: completed by JPietrzykTUD
September 24, 2024 09:37 15s
September 24, 2024 09:37 15s
Validate the TSL Generator Generating with py3.8-3.12 #61: Pull request #111 synchronize by JPietrzykTUD
September 24, 2024 09:31 8m 18s experimental
experimental
September 24, 2024 09:31 8m 18s
Generate the Template SIMD Library, builds it and run tests Build and test for Intel / ARM #61: Pull request #111 synchronize by JPietrzykTUD
September 24, 2024 09:31 6m 9s experimental
experimental
September 24, 2024 09:31 6m 9s
Generates TSL for ARM Generating for ARM #64: completed by JPietrzykTUD
September 24, 2024 08:52 14s
September 24, 2024 08:52 14s
Builds on x86 Builds & run on x86 #64: completed by JPietrzykTUD
September 24, 2024 08:52 13s
September 24, 2024 08:52 13s
Builds on ARM Build & run on ARM #63: completed by JPietrzykTUD
September 24, 2024 08:52 13s
September 24, 2024 08:52 13s
Generates TSL for x86 Generating for x86 #63: completed by JPietrzykTUD
September 24, 2024 08:52 15s
September 24, 2024 08:52 15s
Generates with py3.8-3.12 Generating with py3.8-12 #62: completed by JPietrzykTUD
September 24, 2024 08:44 11s
September 24, 2024 08:44 11s
Generate the Template SIMD Library, builds it and run tests Build and test for Intel / ARM #60: Pull request #111 synchronize by JPietrzykTUD
September 24, 2024 08:42 10m 1s experimental
experimental
September 24, 2024 08:42 10m 1s
Validate the TSL Generator Generating with py3.8-3.12 #60: Pull request #111 synchronize by JPietrzykTUD
September 24, 2024 08:42 2m 12s experimental
experimental
September 24, 2024 08:42 2m 12s
Generates with py3.8-3.12 Generating with py3.8-12 #61: completed by JPietrzykTUD
September 23, 2024 13:42 10s
September 23, 2024 13:42 10s
Builds on x86 Builds & run on x86 #63: completed by JPietrzykTUD
September 23, 2024 13:41 21s
September 23, 2024 13:41 21s
Generates TSL for x86 Generating for x86 #62: completed by JPietrzykTUD
September 23, 2024 13:41 18s
September 23, 2024 13:41 18s
Builds on ARM Build & run on ARM #62: completed by JPietrzykTUD
September 23, 2024 13:41 14s
September 23, 2024 13:41 14s
Generates TSL for ARM Generating for ARM #63: completed by JPietrzykTUD
September 23, 2024 13:41 14s
September 23, 2024 13:41 14s
Generate the Template SIMD Library, builds it and run tests Build and test for Intel / ARM #59: Pull request #111 synchronize by JPietrzykTUD
September 23, 2024 13:34 6m 26s experimental
experimental
September 23, 2024 13:34 6m 26s
Validate the TSL Generator Generating with py3.8-3.12 #59: Pull request #111 synchronize by JPietrzykTUD
September 23, 2024 13:34 7m 34s experimental
experimental
September 23, 2024 13:34 7m 34s
Builds on ARM Build & run on ARM #61: completed by JPietrzykTUD
September 23, 2024 13:30 19s
September 23, 2024 13:30 19s
Builds on x86 Builds & run on x86 #62: completed by JPietrzykTUD
September 23, 2024 13:30 15s
September 23, 2024 13:30 15s
Generates TSL for ARM Generating for ARM #62: completed by JPietrzykTUD
September 23, 2024 13:30 14s
September 23, 2024 13:30 14s
Generates TSL for x86 Generating for x86 #61: completed by JPietrzykTUD
September 23, 2024 13:30 14s
September 23, 2024 13:30 14s
Generates with py3.8-3.12 Generating with py3.8-12 #60: completed by JPietrzykTUD
September 23, 2024 13:27 14s
September 23, 2024 13:27 14s
Validate the TSL Generator Generating with py3.8-3.12 #58: Pull request #111 opened by JPietrzykTUD
September 23, 2024 13:20 7m 20s experimental
experimental
September 23, 2024 13:20 7m 20s