Skip to content

Actions: db-tu-dresden/TSL

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
676 workflow runs
676 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Generates TSL for x86 Generating for x86 #74: completed by JPietrzykTUD
December 16, 2024 15:02 15s
December 16, 2024 15:02 15s
Builds on x86 Builds & run on x86 #75: completed by JPietrzykTUD
December 16, 2024 15:02 18s
December 16, 2024 15:02 18s
Builds on ARM Build & run on ARM #74: completed by JPietrzykTUD
December 16, 2024 15:02 19s
December 16, 2024 15:02 19s
Generates TSL for ARM Generating for ARM #75: completed by JPietrzykTUD
December 16, 2024 15:02 43s
December 16, 2024 15:02 43s
Generates with py3.8-3.12 Generating with py3.8-12 #76: completed by JPietrzykTUD
December 16, 2024 14:59 10s
December 16, 2024 14:59 10s
Generate the Template SIMD Library, builds it and run tests Build and test for Intel / ARM #71: Pull request #111 synchronize by JPietrzykTUD
December 16, 2024 14:57 5m 6s experimental
experimental
December 16, 2024 14:57 5m 6s
Validate the TSL Generator Generating with py3.8-3.12 #71: Pull request #111 synchronize by JPietrzykTUD
December 16, 2024 14:57 2m 21s experimental
experimental
December 16, 2024 14:57 2m 21s
Generates with py3.8-3.12 Generating with py3.8-12 #75: completed by alexKrauseTUD
December 16, 2024 09:26 11s
December 16, 2024 09:26 11s
Builds on x86 Builds & run on x86 #74: completed by alexKrauseTUD
December 16, 2024 09:23 15s
December 16, 2024 09:23 15s
Generates TSL for ARM Generating for ARM #74: completed by alexKrauseTUD
December 16, 2024 09:23 14s
December 16, 2024 09:23 14s
Builds on ARM Build & run on ARM #73: completed by alexKrauseTUD
December 16, 2024 09:23 16s
December 16, 2024 09:23 16s
Generates TSL for x86 Generating for x86 #73: completed by alexKrauseTUD
December 16, 2024 09:23 14s
December 16, 2024 09:23 14s
Generate the Template SIMD Library, builds it and run tests Build and test for Intel / ARM #70: Pull request #111 synchronize by alexKrauseTUD
December 16, 2024 09:18 4m 40s experimental
experimental
December 16, 2024 09:18 4m 40s
Validate the TSL Generator Generating with py3.8-3.12 #70: Pull request #111 synchronize by alexKrauseTUD
December 16, 2024 09:18 7m 34s experimental
experimental
December 16, 2024 09:18 7m 34s
Builds on x86 Builds & run on x86 #73: completed by JPietrzykTUD
November 25, 2024 14:17 13s
November 25, 2024 14:17 13s
Generates TSL for ARM Generating for ARM #73: completed by JPietrzykTUD
November 25, 2024 14:17 13s
November 25, 2024 14:17 13s
Generates TSL for x86 Generating for x86 #72: completed by JPietrzykTUD
November 25, 2024 14:17 13s
November 25, 2024 14:17 13s
Builds on ARM Build & run on ARM #72: completed by JPietrzykTUD
November 25, 2024 14:17 18s
November 25, 2024 14:17 18s
Generates with py3.8-3.12 Generating with py3.8-12 #74: completed by JPietrzykTUD
November 25, 2024 14:13 12s
November 25, 2024 14:13 12s
Validate the TSL Generator Generating with py3.8-3.12 #69: Pull request #111 synchronize by JPietrzykTUD
November 25, 2024 14:10 2m 30s experimental
experimental
November 25, 2024 14:10 2m 30s
Generate the Template SIMD Library, builds it and run tests Build and test for Intel / ARM #69: Pull request #111 synchronize by JPietrzykTUD
November 25, 2024 14:10 6m 40s experimental
experimental
November 25, 2024 14:10 6m 40s
Generates with py3.8-3.12 Generating with py3.8-12 #73: completed by JPietrzykTUD
November 25, 2024 13:08 9s
November 25, 2024 13:08 9s
Builds on x86 Builds & run on x86 #72: completed by JPietrzykTUD
November 25, 2024 13:06 18s
November 25, 2024 13:06 18s
Generates TSL for x86 Generating for x86 #71: completed by JPietrzykTUD
November 25, 2024 13:06 20s
November 25, 2024 13:06 20s
Builds on ARM Build & run on ARM #71: completed by JPietrzykTUD
November 25, 2024 13:06 16s
November 25, 2024 13:06 16s