Skip to content
View dineshannayya's full-sized avatar

Block or report dineshannayya

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. riscduino riscduino Public

    Arduino compatible Risc-V Based SOC

    Tcl 146 26

  2. yifive_r0 yifive_r0 Public

    A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program

    Verilog 18 4

  3. usb1_host usb1_host Public

    USB1.1 Host Controller + PHY

    Verilog 13 5

  4. riscduino_dcore riscduino_dcore Public

    Tcl 12 4

  5. riscduino_qcore riscduino_qcore Public

    Tcl 8 5

  6. mbist_ctrl mbist_ctrl Public

    Forked from efabless/caravel_user_project

    https://caravel-user-project.readthedocs.io

    Verilog 5 1

26 contributions in the last year

Contribution Graph
Day of Week April May June July August September October November December January February March April
Sunday
Monday
Tuesday
Wednesday
Thursday
Friday
Saturday
Less
No contributions.
Low contributions.
Medium-low contributions.
Medium-high contributions.
High contributions.
More

Contribution activity

April 2025

dineshannayya has no activity yet for this period.
Loading