Skip to content

SYCL. Unify calculations for objectives reg:absoluteerror, reg:quantileerror, binary:hinge #1596

SYCL. Unify calculations for objectives reg:absoluteerror, reg:quantileerror, binary:hinge

SYCL. Unify calculations for objectives reg:absoluteerror, reg:quantileerror, binary:hinge #1596

Triggered via pull request November 20, 2024 09:30
Status Success
Total duration 16m 17s
Artifacts

freebsd.yml

on: pull_request
A job to run test in FreeBSD
11m 37s
A job to run test in FreeBSD
Fit to window
Zoom out
Zoom in