Skip to content

A SW Library for Digital Signage that provides references on how to modify MMIO PLL registers to slow/speed up VSYNC timings on a system to achieve synchronization.

License

Notifications You must be signed in to change notification settings

eshenayo/software-vsync-modulation-sample

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

6 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Copyright (C) 2023 Intel Corporation SPDX-License-Identifier: MIT

This program allows a system to alter their vertical sync firing times. This is sample code only and is only supported on 11th Gen Core.

Building steps:

  1. sudo apt install libdrm-dev libpciaccess-dev
  2. Type 'make release' from the main directory. It compiles everything and creates a release folder which can then be copied to the target systems.

Building of this program has been succesfully tested on both Ubuntu 20 and Fedora 30.

Installing and running the programs:

  1. On the system, go to the directory where these files exist and set environment variable: export LD_LIBRARY_PATH=.
  2. On the primary system, run it as follows: ./synctest (Note by default this is set to move vsync by 1.0 ms.)

About

A SW Library for Digital Signage that provides references on how to modify MMIO PLL registers to slow/speed up VSYNC timings on a system to achieve synchronization.

Resources

License

Code of conduct

Security policy

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • C++ 85.7%
  • C 10.0%
  • Makefile 4.3%