Use XtalClock as UART source and adapt interrupt binding #123
SergioGasquezci.yml
on: pull_request
rustfmt
20s
Matrix: check-riscv
Matrix: check-xtensa
Matrix: clippy-riscv
Matrix: clippy-xtensa
Matrix: msrv-riscv
Matrix: msrv-xtensa