Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Use rwtext as link section #200

Merged
merged 2 commits into from
Mar 1, 2024

Conversation

bjoernQ
Copy link
Contributor

@bjoernQ bjoernQ commented Mar 1, 2024

This is a first step to make esp-rs/esp-hal#1063 happen

And probably it's a good idea to move the interrupt vectors to RAM in general. We had it before for Xtensa but for RISC-V it was on flash

Copy link
Member

@jessebraham jessebraham left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM, thanks!

@jessebraham jessebraham merged commit 35de99f into esp-rs:main Mar 1, 2024
11 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants