Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

cffdec: Fix decode on pixel 2 blob's COMPUTE_CHECKPOINT. #13

Open
wants to merge 1 commit into
base: master
Choose a base branch
from
Open
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
4 changes: 2 additions & 2 deletions cffdump/cffdec.c
Original file line number Diff line number Diff line change
Expand Up @@ -2289,11 +2289,11 @@ cp_compute_checkpoint(uint32_t *dwords, uint32_t sizedwords, int level)
assert(is_64b());
assert(options->gpu_id >= 500);

assert(sizedwords == 8);
assert(sizedwords == 7 || sizedwords == 8);

addr = dwords[5];
addr |= ((uint64_t)dwords[6]) << 32;
len = dwords[7];
len = dwords[4];

printl(3, "%saddr: 0x%016lx\n", levels[level], addr);
printl(3, "%slen: 0x%x\n", levels[level], len);
Expand Down
4 changes: 2 additions & 2 deletions rnndb/adreno/adreno_pm4.xml
Original file line number Diff line number Diff line change
Expand Up @@ -1276,10 +1276,10 @@ opcode: CP_LOAD_STATE4 (30) (4 dwords)
<reg32 offset="2" name="2">
</reg32>
<!-- second buffer looks like some cmdstream.. length in dwords: -->
<reg32 offset="3" name="3">
<reg32 offset="3" name="3"/>
<reg32 offset="4" name="4">
<bitfield name="ADDR_1_LEN" low="0" high="31" type="uint"/>
</reg32>
<reg32 offset="4" name="4"/>
<reg32 offset="5" name="5">
<bitfield name="ADDR_1_LO" low="0" high="31"/>
</reg32>
Expand Down