Skip to content

Add a CSR batched matrix format, CUDA, HIP and DPCPP kernels #1246

Add a CSR batched matrix format, CUDA, HIP and DPCPP kernels

Add a CSR batched matrix format, CUDA, HIP and DPCPP kernels #1246

Triggered via pull request November 25, 2023 19:27
Status Failure
Total duration 28m 23s
Artifacts

intel.yml

on: pull_request
Matrix: intel
Fit to window
Zoom out
Zoom in

Annotations

2 errors
intel/dpcpp/release/shared
Process completed with exit code 8.
intel/icpx/release/shared
Process completed with exit code 8.