Codes written by me in my Digital Logic Design course. All codes are written in Verilog using Xilinx Vivado. Any of the codes can be simulated and tested in Vivado by running the .xpr files.
-
Notifications
You must be signed in to change notification settings - Fork 0
hansinahuja/Digital-Logic-Design
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
About
Codes written by me in my Digital Logic Design course.
Topics
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published