Skip to content

Commit

Permalink
Fix typo reported by Yang Liu
Browse files Browse the repository at this point in the history
  • Loading branch information
jiegec committed Jul 9, 2024
1 parent b75f00d commit 887acdd
Showing 1 changed file with 2 additions and 2 deletions.
4 changes: 2 additions & 2 deletions main.py
Original file line number Diff line number Diff line change
Expand Up @@ -567,7 +567,7 @@ def vhaddw(name, name2):
return instruction(
intrinsic=f"__m128i __lsx_vhaddw_{name}_{name2} (__m128i a, __m128i b)",
instr=f"vhaddw.{name}.{name2} vr, vr, vr",
desc=f"Add odd-positioned {signedness} {width2}-bit elements in `a` to even-positioned {signedness} {width2}-bit elements in 'b' to get {width}-bit result.",
desc=f"Add odd-positioned {signedness} {width2}-bit elements in `a` to even-positioned {signedness} {width2}-bit elements in `b` to get {width}-bit result.",
)

@my_macro(env)
Expand All @@ -578,7 +578,7 @@ def vhsubw(name, name2):
return instruction(
intrinsic=f"__m128i __lsx_vhsubw_{name}_{name2} (__m128i a, __m128i b)",
instr=f"vhsubw.{name}.{name2} vr, vr, vr",
desc=f"Subtract odd-positioned {signedness} {width2}-bit elements in `a` by even-positioned {signedness} {width2}-bit elements in 'b' to get {width}-bit result.",
desc=f"Subtract odd-positioned {signedness} {width2}-bit elements in `a` by even-positioned {signedness} {width2}-bit elements in `b` to get {width}-bit result.",
)

@my_macro(env)
Expand Down

0 comments on commit 887acdd

Please sign in to comment.