-
Notifications
You must be signed in to change notification settings - Fork 0
Standards
Leonard Pfeiffer edited this page Oct 31, 2023
·
31 revisions
- terasIC® DE10-Lite Development Board (Resources)
with
- Altera® MAX 10
10M50DAF484C7G
FPGA
- Intel® Quartus® Prime Lite Edition Design Software (Download) Project using version 22.1.1
- Download Lite Edition newest Version for correct OS
- Run installer
- Configure (Tools > Options)
- EDA-Tools add Modelsim directory containing binaries
- Preferred text editor > custom >
code --goto %f:%l
- ModelSim-Intel® FPGAs Standard Edition Software (Download) Project using version 20.1.1.720
- Download for correct OS
- Run installer
- Choose starter edition (no license required)
- Note: ModelSim is not included in Quartus since version 22. Will be replaced with QuestaSim once officially released
- HTerm
- VSCode (Visual Studio Code)
- SystemVerilog 2005+ Standard
- 16-Bit System