WIP Single cycle RISC-V basic implementation Simple Single Cycle RISC-V core implemented for learning purposes. For more simplicity I used harvard architecture. Datapath R-Type datapath I-Type datapath S-Type datapath U-Type datapath J-Type datapath Instructions addi instruction add instruction