Skip to content
View jotego's full-sized avatar
💾
Busy with next gen retro
💾
Busy with next gen retro

Sponsors

@rejunity
@mauwii
@rendar82
@BrianPeek
@MiSTeX-devel
@PublicSectorKit
@RamblingShenanigans
@pinnet
@rufo
@gastevens
@fishmech
@martinx72
Private Sponsor

Highlights

  • Pro

Organizations

@MiSTer-devel

Block or report jotego

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. jtcores Public

    FPGA cores compatible with multiple arcade game machines and KiCAD schematics of arcade games. Working on MiSTer FPGA/Analogue Pocket

    Verilog 256 46

  2. jtbin Public

    Binary files for MiSTerFPGA, Pocket and other platforms

    Arc 264 72

  3. jt12 Public

    FM sound source written in Verilog, fully compatible with YM2612, YM3438 (JT12), YM2203 (JT03) and YM2610 (JT10)

    Verilog 124 24

  4. jt51 Public

    YM2151 clone in verilog. FPGA proven.

    VHDL 80 21

  5. jtopl Public

    Verilog module compatible with Yamaha OPL chips

    Verilog 52 12

1,588 contributions in the last year

Contribution Graph
Day of Week March April May June July August September October November December January February March
Sunday
Monday
Tuesday
Wednesday
Thursday
Friday
Saturday
Less
No contributions.
Low contributions.
Medium-low contributions.
Medium-high contributions.
High contributions.
More

Contribution activity

March 2025

Created 59 commits in 2 repositories
Reviewed 4 pull requests in 1 repository
jotego/jtcores 4 pull requests
Opened 1 issue in 1 repository
jotego/jtcores 1 open
7 contributions in private repositories Mar 1 – Mar 21
Loading