Skip to content

Commit

Permalink
Update FIR fiter scripts organization
Browse files Browse the repository at this point in the history
  • Loading branch information
minseongg committed Sep 2, 2024
1 parent 052c77b commit 257fc02
Show file tree
Hide file tree
Showing 3 changed files with 14 additions and 9 deletions.
10 changes: 6 additions & 4 deletions scripts/fir_filter/Makefile
Original file line number Diff line number Diff line change
@@ -1,10 +1,12 @@
# Makefile

# defaults
SIM ?= icarus
TOPLEVEL_LANG ?= verilog
TOPLEVEL_LANG = verilog
SIM = icarus

VERILOG_SOURCES += $(PWD)/fir.v
VERILOG_SOURCES += $(PWD)/dump.v

COMPILE_ARGS += -s dump

# TOPLEVEL is the name of the toplevel module in your Verilog or VHDL file
TOPLEVEL = fir
Expand All @@ -16,5 +18,5 @@ MODULE = test_fir
include $(shell cocotb-config --makefiles)/Makefile.sim

clean::
@rm -rf iverilog_dump.v
@rm -rf results.xml
@rm -rf $(TOPLEVEL).vcd
8 changes: 8 additions & 0 deletions scripts/fir_filter/dump.v
Original file line number Diff line number Diff line change
@@ -0,0 +1,8 @@
module dump();

initial begin
$dumpfile("fir.vcd");
$dumpvars(0, fir);
end

endmodule
5 changes: 0 additions & 5 deletions scripts/fir_filter/fir.v
Original file line number Diff line number Diff line change
Expand Up @@ -11,9 +11,4 @@ module fir (

// TODO: Implement this module.

initial begin
$dumpfile("fir.vcd");
$dumpvars(0, fir);
end

endmodule

0 comments on commit 257fc02

Please sign in to comment.