-
Notifications
You must be signed in to change notification settings - Fork 21
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
bundled version of l3 riscv model and step #195
Conversation
Small fix to tutorial
…ng properly for mscratch
No, take the files from |
@didriklundberg OK now? |
You forgot to remove riscv_stepSimps.sig and riscv_stepSimps.sml. |
…the latest version of the ISA manual
Okay, I added the changes now. Here's a PR into |
Support for CSR instructions and registers in RISC-V lifter and backlifter
@didriklundberg apparently an ARM(!) self test is failing, could you take a look?
|
Looks like two failing instructions switching order: benign, but unexpected. Let me take a look at what could have caused this. |
The reason for failure is the change to src/tools/lifter/selftestLib.sml which now lists lifter failures in order of occurrence, rather than reverse order of occurrence. I suggest pushing the updated arm8 selftest log: if you think this is solution is OK, I can fix it. |
Please go ahead and fix, also feel free to merge this into |
@didriklundberg is this what you had in mind? I took the latest files from the
dev_riscv_l3_t1_2
branch.