Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Cva6 wrapper #1

Open
wants to merge 5 commits into
base: master
Choose a base branch
from
Open

Cva6 wrapper #1

wants to merge 5 commits into from

Conversation

suppamax
Copy link

No description provided.

@suppamax suppamax mentioned this pull request Jul 20, 2022
Open
@mithro
Copy link
Contributor

mithro commented Jul 20, 2022

This repository is auto-generated from the upstream repo, so we shouldn't be doing modifications directly on it.

@suppamax
Copy link
Author

Then we have a problem, since the CVA6 integration is currently based on a SystemVerilog wrapper which I supposed could be included in this repo.
You could argue that that's not a proper way to go, and that the wrapper integrating CPU, PLIC and DM should be part of LiteX's cva6 core

@enjoy-digital
Copy link
Member

@suppamax: I would also suggest to move the wrapper to LiteX, to just have pythondata-cpu-cva6 as a python package of CVA6 repository.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers
No reviews
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
3 participants
@suppamax @mithro @enjoy-digital