Skip to content

minrhmn/tetlog

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

10 Commits
 
 
 
 
 
 

Repository files navigation

Project Title: Tetris Game Implementation with Verilog on an FPGA and Proteus Circuit Simulation.

In this undertaking, we developed a simplified rendition of the Tetris game in Verilog HDL. Additionally, we conducted a circuit simulation using Proteus Software.

About

No description, website, or topics provided.

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published