-
Notifications
You must be signed in to change notification settings - Fork 0
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Rewriting annex - interoperability with other programming models [simplified version] #2
base: master
Are you sure you want to change the base?
Conversation
@jdinan In earlier thread WG meeting (04/02/2019 ?), you commented that (1) the interoperability description for dynamic process is redundant and (2) the memory model comparison for RMA might be problematic as there is no complete memory model defined in OpenSHMEM. You also suggested that we can simply say do not use two models together for these two aspects. This PR simplifies the description following your suggestion. Could you please check if it works better for you ? |
PDF for 2019-09-10 threads WG meeting: |
8caef82
to
a3ebd27
Compare
This PR simplifies the description of dynamic process and RMA sections.