Skip to content
ci

Add RTL configuration RVZifencei #4388

Sign in to view logs

Add RTL configuration RVZifencei

Add RTL configuration RVZifencei #4388

Run time

Learn about OS pricing on GitHub Actions
Job Run time
build-riscv-tests
1m 29s
execute-riscv32-tests (dv-riscv-arch-test, cv32a65x, veri-testharness)
21m 36s
execute-riscv64-tests (cv64a6_imafdc_tests, cv64a6_imafdc_sv39_hpdcache, veri-testharness)
6m 43s
execute-riscv32-tests (cv32a6_tests, cv32a65x, veri-testharness)
5m 56s
execute-riscv64-tests (cv64a6_imafdc_tests, cv64a6_imafdc_sv39_hpdcache_wb, veri-testharness)
5m 13s
execute-riscv64-tests (cv64a6_imafdc_tests, cv64a6_imafdc_sv39_wb, veri-testharness)
5m 24s
execute-riscv64-tests (cv64a6_imafdc_tests, cv64a6_imafdc_sv39, veri-testharness)
5m 51s
execute-riscv64-tests (dv-riscv-arch-test, cv64a6_imafdc_sv39_hpdcache, veri-testharness)
42m 52s
execute-riscv64-tests (dv-riscv-arch-test, cv64a6_imafdc_sv39_hpdcache_wb, veri-testharness)
41m 6s
2h 16m 10s