-
👋 Hi, my name is Pedro Pereira (27 y.o.).
-
👀 I’m interested in Embedded Systems, Hardware Acceleration, and GNSS Receivers.
-
💞️ I’m looking to collaborate on emerging and exciting new projects related to GNSS receivers and FPGA-based Signal Processing.
-
📫 Reach me on [email protected].
Pedro pedromiguelcp
Ph.D. student - SDR & FPGA development
Embedded Systems Engineer
-
Minho University
- Portugal
Pinned Loading
-
-
VotingConvolution
VotingConvolution PublicHardware implementation of the Voting scheme-based convolution.
Verilog
-
-
verilog-axi
verilog-axi PublicForked from alexforencich/verilog-axi
Verilog AXI components for FPGA implementation
Verilog
-
Hadware_Convolutional-Module
Hadware_Convolutional-Module PublicHardware implementation of a configurable Convolutional Module.
3 contributions in the last year
| Day of Week | March Mar | April Apr | May May | June Jun | July Jul | August Aug | September Sep | October Oct | November Nov | December Dec | January Jan | February Feb | March Mar | ||||||||||||||||||||||||||||||||||||||||
| Sunday Sun | |||||||||||||||||||||||||||||||||||||||||||||||||||||
| Monday Mon | |||||||||||||||||||||||||||||||||||||||||||||||||||||
| Tuesday Tue | |||||||||||||||||||||||||||||||||||||||||||||||||||||
| Wednesday Wed | |||||||||||||||||||||||||||||||||||||||||||||||||||||
| Thursday Thu | |||||||||||||||||||||||||||||||||||||||||||||||||||||
| Friday Fri | |||||||||||||||||||||||||||||||||||||||||||||||||||||
| Saturday Sat | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Less
No contributions.
Low contributions.
Medium-low contributions.
Medium-high contributions.
High contributions.
More